A Switched-Capacitor degenerated, scalable gm - C filter-bank for acoustic front-ends by Badami, Komail et al.
A Switched-Capacitor degenerated, scalable
gm− C ﬁlter-bank for acoustic front-ends
Komail Badami
KU Leuven - ESAT - MICAS,
Belgium
komail.badami@esat.kuleuven.be
V. Rajesh Pamula
IMEC,
Belgium
pamula@imec.be
Marian Verhelst
KU Leuven - ESAT - MICAS
Belgium
marian.verhelst@kuleuven.be
Abstract—Filter-banks based on a gm−C topology are popular
in acoustic sensor systems targeting spectral analysis. Their ben-
eﬁts lie in a very low power consumption and center-frequency
scalability through gm-tuning to cover the audio frequency range.
However the linear signal swing at the output of the ﬁlter is
limited due to the inherent non-linearity of the input transistors
in a differential pair. This work assesses the impact of noise and
center-frequency speciﬁcations on the power consumption of 2
OTA based gm − C bandpass ﬁlters, both from a theoretical
and practical point of view. Next, we introduce a novel scalable
switched-capacitor based degeneration technique that enhances
the linear signal swing at the ﬁlter output. Simulation results in
90nm CMOS demonstrate a power consumption of only 44nW
for a bandpass ﬁlter with Q-factor of 1 with 63 dB dynamic
range (< 2% THD) and a center-frequency of 100Hz. This scales
to only 1.4μW for a center-frequency at 3.2kHz. These power
consumption numbers compare favorably with the state-of-the-
art and enhance the Figure of Merit by more than 1.5X for a
similar dynamic range.
I. INTRODUCTION
Acoustic processing for power constrained applications such
as cochlear-implants or voice activity detection systems, often
decompose the audio signal into multiple frequency bins for
time-spectral analysis. Such analysis helps to identify patterns
in the acoustic spectrum for tasks such as recognition or
classiﬁcation [1], [2]. Analog bandpass ﬁlter-banks based on
a gm−C topology are commonly used for these applications
and typically cover the acoustic frequency range from few
tens of Hz to a few kHz. For a low input referred noise, it is
desirable to precede these ﬁlter-banks by a high gain ampliﬁer
and hence these ﬁlters need to handle large signal swings
without introducing signiﬁcant distortion. Existing ﬁlter-banks
use non-standard CMOS transistors such as ﬂoating gate
devices [1], [3] or require potentials larger than VDD [4] to
achieve linearity and gm based center-frequency (fc) scalabil-
ity. The commonly used resistor based degeneration technique
to improve linearity is not suitable in the acoustic frequency
range, as very large resistors (∼ 100MΩ) are needed that incur
area penalty for implementation in a CMOS process.
This work theoretically assesses the noise and frequency
dependent bounds on the power-consumption of bandpass
gm−C ﬁlters in Section II, after which Section III introduces
a novel switched-capacitor based degeneration technique that
enhances the linear signal swing at the ﬁlter output and
moreover allows for convenient fc scaling in the ﬁlter-banks.
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Fig. 1. gm − C ﬁlter architecture used in analysis (left) and the folded
cascode transconductor (right) used for gm cell implementation
II. THEORETICAL ANALYSIS FOR POWER BOUNDS ON
gm− C FILTERS
gm − C based ﬁlter architectures are the most commonly
used topology in acoustic ﬁlter-bank applications, as they
allow very low power operation together with frequency tun-
ability, albeit with a limited linear swing at the transconductor
output. Switched-capacitor ﬁlters, on the other hand, allow for
a wider linear output swing, however at a much larger power
consumption than gm − C ﬁlters. This power penalty stems
from the need for a unity gain bandwidth well beyond the used
switching clock frequency. Detailed analysis for frequency and
noise speciﬁcation aware power bound for a 2 OTA based
bandpass gm− C ﬁlters is presented in this section.
The gm − C ﬁlter architecture analyzed for noise and
frequency dependent power bound estimation is shown in
Fig.1. Although this analysis assumes a folded cascode im-
plementation for the transconductor as shown in Fig. 1, right,
it can easily be adapted to other transconductor topologies.
The transfer function of BPF in Fig.1 can be written as,
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where the superscripts fb and fw indicate contributions from
the feedback and the forward path respectively. Also, the
subscript text in the gm corresponds to the transistor naming in
the transconductor cell. Comparing the denominator of Eq. 1
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Fig. 2. Traditional resistive (a) and MOSFET in triode (b) based degeneration.
Proposed switched-capacitor (c) based degenernation
with the standard second order denominator polynomial shows
that the fc and Q factor are deﬁned by
fc =
1
2π
√
gmfbi
Cin
gmfwi
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Q =
√
gmfwi
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(2)
The noise current spectral density at the ﬁlter output due to
noise generated in the forward path can be written as
SfwIo =
16
3
kT (gmfwi + gm
fw
nb + gm
fw
pb ) (3)
The transistor sizes are assumed to be sufﬁciently large so
that the ﬂicker noise contribution is limited to less than 10%
of the total noise contribution and is ignored in the further
analysis. The cascode transistors are biased such that their
noise contribution is insigniﬁcant. Similarly the noise current
spectral density at output due to the feedback path can be
written as
SfbIo =
16
3
kT (gmfbi + gm
fb
nb + gm
fb
pb)
(
Zin(s)gmfwi
)2
(4)
where Zin(s) ≈ 1sCin ||gmfbi is the impedance looking into
the inverting node of the forward path. From Eq. 3 and 4 the
total noise current density at the output node is
StotalIo = S
fw
Io + S
fb
Io (5)
Without loss of generality, further analysis assumes that the
same transconductor is used in the forward and the feedback
path i.e gmfwx = gm
fb
x = gmx. This allows the total noise
current spectral density at the ﬁlter output to be expressed as
StotalIo =
16
3
kT (gmi + gmnb + gmpb)(
1 + (Zin(s)gmi)
2
)
(6)
For frequencies around fc, |Zin(s)| ≈ 12gmi hence the total
integrated output noise power over f±3dB can be expressed as
v2no ≈
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3
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2π
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Fig. 3. Switched-capacitor degenerated gm − C ﬁlter (left) and the degen-
erated transconductor implementation (right).M and N indicate the number
of parallel cells in the feedback and the forward path respectively
Furthermore, as the bias current through Mi and Mpb are
identical and about one half of current through Mnb, gmi +
gmnb + gmpb will typically range between 3gmi to 4gmi.
Also, Eq. 8 allows to approximate input referred noise vni ≈
vno in the frequency range of f±3dB as in this frequency
range |vout/vin| ≈ 1. Although this ignores the second order
transfer function and omits integration beyond f±3dB range,
simulation results in Section IV across the whole 0.1f−3dB to
10f3dB range will demonstrate a discrepancy of only ∼ 30%
due to this approximation. Power bounds can be computed by
assuming a gm/Ibias = α with Eq. 8
v2no ≈
20
3
(
kT
Cl
)
Ibias(αi + 2αnb + αpb)
2πCl (
f3dB − f−3dB
f3dBf−3dB
)
(9)
The output linear range of the ﬁlter topology in Fig. 1 is lim-
ited by the linearity of the input transistor pair of the forward
and the feedback path. Due to unity gain feedback path, the
signal swing at the inverting node of the forward path equals
the swing of the output signal vout. The maximum swing that
the input pair can tolerate is limited to
√
2(VGS − VT ) for
a hard non-linearity. For a 90 nm CMOS technology, and
a dc-bias point of VDD/2 = 600mV , the maximum signal
swing would be limited to less than 100mV pp for similar
VGS − VT for transistors Mi and Mt. Hence even though
gm−C ﬁlters are attractive from the power consumption point
of view, the output linear swing is quite limited. The next
Section will therefore introduce a novel switched-capacitor
based degeneration technique which exactly enhances the
linear signal swing at the output of gm − C ﬁlters and is
also perfectly suitable for standard CMOS implementation.
III. SWITCHED CAPACITOR BASED DEGENERATION
Resistive degeneration as shown in Fig. 2(a) allows local
feedback and reduces the signal swing across the input tran-
TABLE I
TARGET SPECIFICATIONS
num. of
channels fc range (Hz) Q factor
Integrated
output noise
Output signal
swing
6 100 - 3200Octave spacing 1 < 100μVrms
> 400mV pp
< 2% THD
100 101 102 103 104 105
10
-18
10
-16
10
-14
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-12
10
-10
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Fig. 4. Simulated magnitude response and output noise voltage spectral
density Svo(f) for the switched-capacitor degenerated ﬁlter for the ﬁrst and
the last channel in 90nm CMOS
sistors. This allows a wider linear swing at the output. The
effective transconductance of a degenerated differential pair is
gmeff =
gmi
1 + gmiR
≈ 1
R
if gmiR >> 1 (10)
For the audio-frequency range, the necessary resistor value
for gmiR >> 1 tends to be of the order of ∼ 100MΩ
for capacitor value of few tens of pF. Such a resistor is
uncomfortably large to be implemented as a resistor in a
CMOS process. Moreover, the resistance value is not very well
controlled in CMOS processes hence restricting the use for
such applications. Degeneration may be also achieved by using
transistors in triode region as shown in Fig. 2(b). However,
they are of limited use because for larger signal swings, the
degenerating transistors are no longer in deep triode region and
the value of the induced resistor would vary with the signal
amplitude which defeats its purpose.
This work proposes a switched-capacitor based degenera-
tion, as shown in Fig. 2(c). The effective resistance between
the two source nodes in Fig. 2(c) can be expressed as
2/(fsCR). We will demonstrate that such an implementation
is extremely linear and allows for fc and Q-factor scalable
ﬁlter design by varying the number of parallel gm cells in the
feedback and forward path. Moreover, also at run-time fc can
be ﬁne tuned by varying the fs or switched-capacitor, CR, or
a combination of both. The effective transconductance can be
then expressed from Eq. 10 as
gmeff ≈ fsCR if (gmi/fsCR) >> 1 (11)
The resulting ﬁlter topology with the same switched capacitor
based degeneration in the forward and the feedback path is
shown in Fig. 3. The transfer function for this ﬁlter for one
gm cell in the forward and the feedback path (M = N = 1)
can be expressed as
vout
vin
≈
−s CinfsCR
1 + s ClfsCR + s
2ClCin
f2sC
2
R
(12)
TABLE II
SIMULATED NOISE AND LINEARITY RESULTS IN 90nm CMOS.
fc (Hz) Integrated output noise Output signal swing
100
87μVrms
f−3dB < f < f+3dB
121μVrms
0.1f−3dB < f < 10f+3dB
510mVpp; < 1% THD
800mVpp; < 5% THD
3200
86μVrms
f−3dB < f < f+3dB
116μVrms
0.1f−3dB < f < 10f+3dB
484mVpp; < 2% THD
700mVpp; < 5% THD
This allows the fc and Q factor to be deﬁned by a tunable
capacitor ratio, being
fc ≈ 12π
√
gm2eff
ClCin
≈ fs
2π
√
CR
Cin
CR
Cl
Q =
√
Cin
Cl
(13)
By similar analysis as in Section II, the total output noise
current density SfwIo due to the forward path can be written as
SfwIo =
16
3
kT (gmfwt + gm
fw
nb + gm
fw
pb ) + 8kTfsCR (14)
The noise contribution of the input transistors in the degen-
erated transconductor is not signiﬁcant, as they effectively
appear as cascode devices. Due to splitting of the tail current
sources, their noise contribution is no longer common mode
and contributes to output noise as in Eq. 14. The last term
of Eq. 14 is the noise contribution of the switched-capacitor
based degeneration resistor. Following a similar analysis as in
Section II the total output noise can hence be estimated as
v2no ≈
kT
Cl
(
20
3
gmt + gmnb + gmpb
2πCl
+ 10
fsCR
2πCl
)
(
f3dB − f−3dB
f3dBf−3dB
)
(15)
Similar to Eq. 9, the power consumption can be estimated
from IDGbias from the equation below
v2no ≈
kT
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⎛
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3
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From Eq. 16 and 9, it can be seen that, as compared to the
non-degenerated transconductor, the noise power in degener-
ated transconductor is a factor IDGbias/Ibias times higher. This
excess noise is in addition to a non-dominant noise contributed
by the switched capacitor based resistor. This higher noise
trades-off with increased linearity, as degeneration transforms
the transconductance from a vin dependent non-linear value
of gmi to an independent linear value of fsCR. Further, as
highlighted previously, implementing the degenerating resistor
as a switched capacitor allows integrating large resistors for
degeneration necessary in the audio frequency range.
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Fig. 5. Comparison of the simulated power consumption of the switched-
capacitor degenerated ﬁlter in 90 nm CMOS with the theoretical bounds on
gm− C ﬁlter as computed from Eq. 9 for constant integrated output noise
IV. FILTER-BANK IMPLEMENTATION AND RESULTS
This section ﬁrst details the design procedure for a single
BPF and then presents the complete implementation of a 6-
channel ﬁlter-bank by scaling the fc. Table I highlights the
targeted speciﬁcations for the ﬁlter-bank to be implemented
in a 90 nm CMOS technology.
The gmeff and the minimum Cl necessary to meet the fc
and the noise speciﬁcations for the ﬁrst ﬁlter (fc = 100Hz) are
estimated from Eq. 13 and 16 to be gmeff ≈ 25nS and Cl ≈
40pF for a degeneration factor of β = gmi/fsCR = 5. For
a Q-factor of 1, Cl = Cin from Eq. 13. The capacitor values
can be further reduced by maximizing the gm/ID for Mi and
minimizing for Mt,Mpb,Mnb respectively. The ﬁnal values
that achieve the required noise and linearity speciﬁcations are
Cl = 25pF and gmeff = 16nS. Though, the implementation
here is for a Q-factor of 1, non unity Q-factors may be realized
by varying the ratio Cin/Cl and/or the number of parallel gm
cells in the forward (N ) and the feedback (M ) path.
The fs for switched-capacitor degeneration is chosen to be
512kHz, which is greater than 100 times the maximum fc,
as this allows the intermodulation distortion to be attenuated
by more than 40dB under ﬁrst order ﬁlter-roll off. Moreover,
selecting such high fs allows to use a small CR = 20fF , thus
minimizing the area impact.
To use the proposed ﬁlters in a complete ﬁlter-bank, gmeff
is scaled linearly from ﬁlter to ﬁlter by increasing the number
of parallel cells in the forward (N ) and the feedback path
(M ), which scales fc ∝
√
MN . This allows for a constant
integrated output noise independent of fc. The periodic-ac and
the periodic-noise analysis are used to simulate the magnitude
response and the output noise voltage spectral density. These
results for the ﬁrst and the last channel of the bandpass ﬁlter-
bank are shown in Fig. 4. Results of the transient analysis for
the maximum linear swing along with the integrated output
noise for the ﬁrst and the last ﬁlter are shown in Table II.
Figure. 5 compares the simulated power consumption of
the switched-capacitor degenerated gm − C BPF ﬁlters with
the theoretical limit of regular gm − C bandpass ﬁlters as a
function of fc for a ﬁxed integrated output noise. It can be seen
from Fig. 5 that the power consumption is ∼ 18X larger than
the theoretical limit of non-degenerated gm−C topologies. As
illustrated in Fig. 5, this can be accounted for by the power
TABLE III
COMPARISON WITH STATE OF THE ART
Specs. This work [3] [4] [5] [1]
Tech. 90 nm 0.8 μm 0.35 μm 1.5 μmBiCMOS 0.35 μm
VDD (V) 1.2 1.25 1.2 2.8 3.3 1
DR (dB) 63/66 > 62 62.9 66 61.5
(%) THD < 2/< 5 1 < 1.1 5 0.84
Power (μW ) 0.09/0.9 2.5 < 16 0.12/3.36 0.19/2.85
@ freq. (Hz) 200/2k 2 k 100/20k 200/10k 200/2k
FoM/1p
PowerVDD
nfcDR
0.19/0.14
< 2/< 5
thd
< 0.62 < 0.34 0.23 1.3
1 assumed for a 0.35μ CMOS process
penalty incurred due to degeneration (βX), maintaining the
same integrated noise as the non-degenerated transconductor
(
√
βX) and the incomplete integration of noise in Eq. 7.
Table. III compares the degenerated gm− C ﬁlter-bank to
the state-of-the-art (SoTA) ﬁlter-banks for similar frequency
range. It can be seen that the power consumption of this
ﬁlter-bank compares favorably with the SoTA for a similar
dynamic range inspite of the implementation in a sub-100nm
technology. This affords a greater than 1.5X improvement in
the Figure-of-Merit (FoM) proposed in [6]. Also, this design,
unlike the SoTA does not need non-standard CMOS transistors
such as ﬂoating gate devices or BiCMOS technology.
V. CONCLUSION
This work evaluates the noise and frequency dependent
power bounds on 2 OTA based gm − C bandpass ﬁlters
and proposes a novel alternative switched-capacitor based
scalable degeneration technique. The introduced topology al-
lows increasing the linear signal swing at the ﬁlter output
to 484mVpp, (DR = 63dB) and 700mVpp, (DR = 66dB)
for < 2% and < 5% THD respectively for a power supply
voltage of 1.2V in 90 nm CMOS. The power consumption
of the proposed ﬁlter-bank compares favorably to SoTA and
enhances the FoM by more than 1.5X.
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